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In this note, optimal hardware architectures for the orthogonal and biorthogonal wavelet transforms are
presented. The approach used here is not the standard lifting method, but takes advantage of the
symmetries inherent in the coefficients of the transforms and the decimation/interpolation operators.
The design is based on a highly optimized datapath, which seamlessly integrates both orthogonal and
biorthogonal transforms, data extension at the edges and the forward and inverse transforms. The
datapath design could be further optimized for speed or low power. The datapath is controlled by a
small fast control unit which is hard programmed according to the wavelet or wavelets required by the
application.
Example circuits are given, including one for the Daubechies 9-7 wavelet which requires only 2.5
multipliers for each input data value, when the equivalent for lifting is 3.
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INTRODUCTION
The use of the wavelet transform in image and video
processing is well known [1,2]. One of its main advantages
is that there are very efficient software implementations,
such as lifting [3]. Lifting has also been used for hardware
implementations, however, it is well known that it is
optimal only in the case when filter lengths are large [3].
Here we shall show that there are also highly efficient
hardware architectures for the orthogonal and biortho-
gonal wavelet transform. Architectures for the wavelet
transform designed to minimize the number of low and
high pass convolvers have been given, in the one
dimensional case in Ref. [4], and an extended version in
Ref. [5]. In Refs. [5,6], architectures for the multi-octave
two-dimensional wavelet transform using only three
convolvers are presented. However, the approach of Ref.
[5] reduces the number of convolvers needed, but has
major disadvantages for practical implementation.
Namely, the forward and inverse transforms use different
architectures, so doubling the circuit area, and the problem
of boundary conditions for finite data sets has not been
considered.
The basis of our approach is a new convolver circuit that
generates low and high pass values simultaneously in the
forward transform, and combines low and high pass values
in the inverse transform to produce even and odd data
values. This is possible because of the symmetry of the
orthogonal and biorthogonal wavelet coefficients and the
decimation and interpolation by two operators. The results
extend that of Ref. [7] by including boundary conditions,
and biorthogonal wavelets, and are optimal in the sense of
the number of multipliers and adders used. The
architectures given here are more efficient than those
from lifting, for example in the Daubechies 4 case, lifting
requires [3, Table I] 5 multiplications and 4 additions per
transformed (H, G ) pair, the method here uses 4
multiplications and 4 additions. Similarly, in the case of
the Daubechies 9-7 wavelet, lifting requires [3, Table I] 6
multiplications and 8 additions per transformed (H, G )
pair, the method here uses 5 multiplications and 8
additions. Note that the designs given here are fully
pipelined and so are suitable for high speed implemen-
tation. This will suit future video compression standards,
such as Motion JPEG2000.
A prototype circuit of a 4 tap Daubechies 2D
wavelet transform has been fabricated and tested
successfully as part of a wavelet zero-tree video
codec project [1,2,8,9], and a single circuit implement-
ing all the wavelets used in the JPEG2000 and MPEG4
image compression standards has been designed and
simulated in VHDL.
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ORTHOGONAL WAVELETS
As a example to illustrate the concepts introduced here we
firstly consider a circuit for the Daubechies 4 tap
orthogonal wavelet from Refs. [7,10], with (sign less)
coefficients a, b, c, d. It was shown in there that the
multiplications between the filter coefficients and the
input data for this wavelet can be performed with a small
number of shifts and adds. The filter equations are, for
1 , i , ðn=2Þ2 1 :
Hi ¼ ad2i21 þ bd2i þ cd2iþ1 2 dd2iþ2 ð1Þ
Gi ¼ dd2i21 þ cd2i 2 bd2iþ1 þ ad2iþ2 ð2Þ
In order to transform a line of data of length n (n even) we
need an extra data value at the start and end of a line. Here
we use an even symmetric extension at the ends of the line,
however, in hardware it is much simpler to change the
filters at the start and end of the line than to extend the
input data. Accordingly, we define the forward start and
end filters,
H0 ¼ ða þ bÞd0 þ cd1 2 dd2 ð3Þ
G0 ¼ ðc þ dÞd0 2 bd1 þ ad2 ð4Þ
Hn
2
2 1 ¼ adn23 þ bdn22 þ ðc 2 dÞdn21 ð5Þ
Gn
2
2 1 ¼ ddn23 þ cdn22 2 ðb 2 aÞdn21 ð6Þ
The row convolver circuit is shown in Fig. 1, the operation
of the convolver in the forward transform on a row of
length 8 is shown in Table I, and in the inverse transform
in Table II. In the MULTIPLY block (not shown) all the
filter coefficients are multiplied by the input data value
and are then combined in the adder–subtracter units
(AS0–AS3). The ZERO block selectively zeros or passes
the input value and the DEL block delays its input value
by one cycle. We will explain the sequence of operations
in Table I and then indicate how these are mapped to the
datapath (Fig. 1). Each line in the table represents one
clock cycle. For example, in Table I, line 4 the input data
value d3 is multiplied by the filter coefficients a, b, c, d in
the MULTIPLY unit, so at the end of the first cycle the
output of AS0 is ad3, the first term of H2. Simultaneously,
in AS3 dd3 is the output. On the next cycle ad3 from AS0
TABLE I Forward wavelet transform—row convolution
in out0 AS0 AS1 AS2 AS3 out1
d0 0 (a þ b ) (c þ d ) 0
d1 a 2b c d
d2 G0 a b c 2d H0
d3 a 2b c d
d4 G1 a b c 2d H1
d5 a 2b c d
d6 G2 a b c 2d H2
d7 0 2(b 2 a ) (c 2 d ) 0









FIGURE 1 Daubecheis4 wavelet—Pipelined Adder–Subtracters.
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is added to bd3 in AS1 and dd3 from AS3 is added to cd4 in
AS3. In this way the low pass value H2 is evaluated in the
sequence: AS0 (ad3), AS1 ðad3 þ bd4Þ; AS2 ðad3 þ bd4 þ
cd5Þ; AS3 ðad3 þ bd4 þ cd5 2 dd6Þ: At the same time, the
high pass value G2 is evaluated in the sequence: AS3
(dd3), AS2 ðdd3 þ cd4Þ; AS1 ðdd3 þ cd4 2 bd5Þ; AS0
ðdd3 þ cd4 2 bd5 þ ad6Þ: The start filters G0 and H0
are evaluated in three cycles, for G0 the order is: AS2
ððc þ dÞd0Þ, AS1 ððc þ dÞd0 2 bd1Þ, and AS0; ((c þ
d)d0 2 bd1 þ ad2), and for H0: AS1 ðða þ bÞd0Þ, AS2
ðða þ bÞd0 þ cd1Þ, AS3 ðða þ bÞd0 þ cd1  dd2Þ. The end
filters are evaluated in the same way. Note that since all
the multiplications are performed in the same cycle, the
computation of ðc þ dÞd0; and ða þ bÞd0 requires only two
extra adders.
The movement of data described above is mapped to
the datapath in the following way. If we consider again
the calculation of the transformed values G2 and H2, as
before, the filter coefficients are simultaneously
multiplied by the input data d3 in the MULTILPY
block. Thus, ad3; bd3; cd3; dd3 are passed, in the same
cycle, to the AS0, AS0, AS2 and AS3 units. Note that
the ZERO block cancels the output from AS1 (AS2) so
that the output of the adder in AS0 (AS3) is ad3ðdd3Þ:
On the next cycle, the control signal on MUX1 is
switched so that the multiplexor takes its input from
the left side, and MUX2 takes it input from the right
side. Consequently, at the end of the second cycle the
output of AS1 is ad3 þ bd3; and AS2 dd3 þ cd4: For
the third cycle, these multiplexors swap their inputs, so
that MUX1 takes its input from the right side and
MUX2 takes its input from the left side. So now AS1
sums dd3 þ cd4 with 2bd5 and AS3 sums ad3 þ bd4
with cd5, and so on. By changing the control signals on
of the multiplexers on each cycle, they act like a
swinging door pushing the output of the AS units the
right on one cycle and to the left on the next cycle,
and so the low pass and high pass values ðH;GÞ are
calculated simultaneously. In this way a high pass (G )
coefficient and a low pass coefficient (H ) are output on
every second cycle. The high pass value is delayed one
cycle and the row convolver outputs one filtered value
per cycle in the sequence, H0;G0;H1;G1; . . .; the same
order as in the lifting algorithm.
The inverse row transform is shown in Table II. The
usual formula for calculating the inverse wavelet trans-
form is to interpolate each of the H, G values by 2 and sum
the results. However, in hardware it is simpler to combine
these operations in two filters, one to give the even data
values and another to give the odd data values. For the
Daubechies 4 wavelet the even and odd reconstruction
filters are, for 0 , i , n=2 2 2; i even,:
d2iþ2 ¼ 2dHi þ aGi þ bHiþ1 þ cGiþ1 ð7Þ
d2iþ1 ¼ cHi 2 bGi þ aHiþ1 þ dGiþ1 ð8Þ
The same hardware (Fig. 1) is used for both the forward
and the inverse transforms. In this case the H, G filtered
pairs from the inverse column convolver are multiplied by
the respective coefficients in the MULTIPLY unit and
input into the pipelined adder–subtracter unit. It can be
shown that perfect reconstruction is obtained with the
inverse start and end filters
d0 ¼ 4½ðb 2 aÞH0 þ ðc 2 dÞG0 ð9Þ
dn21 ¼ 4½ðc þ dÞHn
2
2 1 2 ða þ bÞGn
2
2 1 ð10Þ
The start reconstruction filter [Eq. (9)] is calculated in the
order AS1 ððb 2 aÞH0Þ and AS0 ððb 2 aÞH0 þ ðc 2 dÞG0Þ;
and the end reconstruction filter in the order AS0
((c þ d )H3) and AS1 ððc þ dÞH3 2 ða þ bÞG3Þ:
It can be seen that this architecture extends straightfor-
wardly to any even length orthogonal wavelet, once the
type of extension at the boundary has been decided, the
corresponding start and end forward and reconstruction
filters can be used, and a suitable MULTIPLY block
designed.
A prototype of this design was simulated in VHDL and
synthesized with SYNOPSIS. The gate count was 12 K
gates, and easily achieved the target rate of 60 frames a
second for an image size of 320 £ 240 for a three octave
2D transform with YUV 4:1:1 video input. The chip was
fabricated and successfully tested [9].
BIORTHOGONAL WAVELETS
In this section we consider the extension of the basic
hardware architecture to linear phase, odd symmetric
biorthogonal wavelets, such as the popular binomial [11]
or spline wavelets [12]. These are the most commonly used
biorthogonal wavelets, for example, the wavelets used in
the standards JPEG2000 and MPEG4 are of this type.
As an example of this type of wavelet we have chosen
the well known 9-7 biorthogonal wavelet [12] from the
JPEG2000 image compression standard. Denote h ¼
ðh4; h3; h2; h1; h0; h1; h2; h3; h4Þ as the analysis low pass
filter and g ¼ ðg3; g2; g1; g0; g1; g2; g3Þ as the analysis high
pass filter. Then using symmetric extension at the edges,
TABLE II Inverse wavelet transform—row convolution
in out0 AS0 AS1 AS2 AS3 out1
H0 c b 2 a 0 2d
G0 d0/4 c 2 d 2b a 0
H1 c b a 2d
G1 d2 c 2b a 2d d1
H2 c b a 2d
G2 d4 c 2b a d d3
H3 (c þ d ) b a 0
G3 d6 c 2(a þ b ) 0 d d5
H0 c b 2 a 0 2d
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e.g. Refs. [13,14], the forward start and end filters for the
first row of the row convolution become:
H0 ¼ h0d0 þ 2h1d1 þ 2h2d2 þ 2h3d3 þ 2h4d4 ð11Þ
G0 ¼ g1d0 þ ðg0 þ g2Þd1 þ ðg1 þ g3Þd2 þ g2d3
þ g3d4 ð12Þ
H1 ¼ h2d0 þ ðh1 þ h3Þd1 þ ðh0 þ h4Þd2 þ h1d3
þ h2d4 þ h3d5 þ h4d6 ð13Þ




2 1 ¼ 2g3dn24 þ 2g2dn23 þ 2g1dn22 þ g0dn21 ð15Þ
Hn
2
2 1 ¼ h4dn26 þ h3dn25 þ ðh2 þ h4Þdn24 þ ðh1
þ h3Þdn23 þ ðh0 þ h2Þdn22 þ h1dn21 ð16Þ
Gn
2
2 2 ¼ g3dn26 þ g2dn25 þ g1dn24 þ g0dn23
þ ðg1 þ g3Þdn22 þ g2dn21 ð17Þ
Hn
2
2 2 ¼ h4dn28 þ h3dn27 þ h2dn26 þ h1dn25
þ h0dn24 þ h1dn23 þ ðh2 þ h4Þdn22
þ h3dn21 ð18Þ
The even reconstruction filter is (0, h3, 2 g2, h1, 2 g0,
h1, 2 g2, h3) and the odd reconstruction filter is (0, 2 h4,
g3, 2 h2, g1, 2 h0, g1, 2 h2, g3, 2 h4). Perfect reconstruc-
tion at the start and end of a line will be obtained with the
inverse start and end filters;
d0 ¼ 2g0H0 þ 2h1G0 2 2g2H1 þ 2h3G1 ð19Þ
d1 ¼ g1H0 2 ðh0 þ h2ÞG0 þ ðg1 þ g3ÞH1 2 ðh2
þ h4ÞG1 þ g3H2 2 h4G2 ð20Þ
d2 ¼ 2g2H0 þ ðh1 þ h3ÞG0 2 g0H1 þ h1G1
2 g2H2 þ h3G2 ð21Þ
d3 ¼ g3H0 2 ðh2 þ h4ÞG0 þ g1H1 2 h0G1 þ g1H2
2 h2G2 þ g3H3 2 h4G3 ð22Þ
dn
2
2 1 ¼ 22h4Gn
2
2 3 þ 2g3Hn
2










2 2 ¼ h3Gn
2
2 3 2 g2Hn
2
2 2 þ ðh1
þ h3ÞGn
2








2 3 ¼ 2h4Gn
2
2 4 þ g3Hn
2





2 2 2 ðh0 þ h4ÞGn
2
2 2 þ ðg1
þ g3ÞHn
2





2 4 ¼ h3Gn
2
2 4 2 g2Hn
2





2 2 þ h1Gn
2






For this wavelet the hardware architecture is given in
Figs. 2 and 3. The pipelined convolver is just Fig. 1
increased to 9 AS units to accommodate the 9 tap filter.
The multiplier unit (Fig. 3) is where the multiplication
of the input data with the filter coefficients is performed.
It can be seen that only 5 multipliers and 8 adders are
needed, the minimum for a 9 tap symmetric filter, in
Fig. 2 the extra adders and muxs are used for the
generation of the terms required by the start and end
filters. The ZPS block either zeroes and passes or shifts
by 2 the input value. For the forward row convolution
the data flow through the pipelined convolver is shown
in Table III and the inverse in Table IV. This moves
through the array as before, in the forward transform the
high pass filtered values move diagonally from right to
left and the low pass diagonally from left to right. In the
inverse transform, the odd data values move diagonally
from right to left and the even values diagonally from
left to right. For example, H0 is computed in the order
AS4 ðh0d0Þ; AS5 ðh0d0 þ 2h1d1Þ; AS6 ðh0d0 þ 2h1d1 þ
2h2d2Þ; AS7 ðh0d0 þ 2h1d1 þ 2h2d2 þ 2h3d3Þ; and
finally AS8 ðh0d0 þ 2h1d1 þ 2h2d2 þ 2h3d3 þ 2h4d4Þ:
Similarly, G0 is computed via AS5 ðg1d0Þ; AS4 ðg1d0 þ
ðg0 þ g2Þd1Þ; AS3 ðg1d0 þ ðg0 þ g2Þd1 þ ðg1 þ g3Þd2Þ;
AS2 ðg1d0 þ ðg0 þ g2Þd1 þ ðg1 þ g3Þd2 þ g2d3Þ; AS1
ðg1d0 þ ðg0 þ g2Þd1 þ ðg1 þ g3Þd2 þ g2d3 þ g3d4Þ; then
the zero in AS0 passes this result to the output.
Apart from the start and end filters (which only affect
the first and last five values of the line) the filter
coefficients in each of the AS cells switch between two
values on each cycle. We can see from this that the control
unit will be small.
An important example of an odd symmetric biortho-
gonal filter has been specified in the MPEG4 image
compression standard. In this case the high pass analysis
filter is 213=2ð3; 6;216;238; 90;238;216; 6; 3Þ and the
low pass synthesis filter is 213=2ð32; 64; 32Þ: Although now
the high pass is longer than the low pass, we can still
use the same architecture by swapping the role of h and g.
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FIGURE 2 Biorthogonal 7-9 wavelet—Pipelined Adder–Subtracters.
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In the forward transform, the low pass values appear from
AS1, and the high pass from AS8. By changing the
settings of the output mux, and by using the optional delay
on AS8 we can still write the values to memory consistent
with the order output from the lifting algorithm. In the
inverse transform the even data values are output from
AS0, and the odd from AS7.
To illustrate these designs a one dimensional biortho-
gonal wavelet transform using the MPEG4 wavelet and
the LeGall 5-3 and Daubechies 9-7 wavelets from
JPEG2000, were designed in VHDL, and fully simulated.
An important point for the efficient operation of this type
of design is the size of the control unit. In this case it was
very small, using only a two hundred gates.
Finally, note that for the case of odd symmetry, the same
architectures applies for an anti-symmetric extension of
the data at the edges. Only in the case that h and g are odd
symmetric and have the same number of coefficients to
use this type of architecture it would be necessary to zero
extend the h filter, increasing its length by 2.
CONCLUSION
We have shown here that the criss-cross pipelined
convolver unit of Figs. 1 and 2 provides an extremely
efficient, regular architecture for the convolver part of
the orthogonal and biorthogonal wavelet transform.
FIGURE 3 Biorthogonal 7-9 wavelet—Multiply Circuit.
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It’s principal advantage over the traditional convolver
architectures is that it combines the decimation/interpo-
lation by two of the filtered coefficients, the simul-
taneous generation of the high and low pass filtered
values, the start and end filters and the symmetry
between the forward and inverse transforms in a single
simple architecture. A sample orthogonal wavelet
transform chip has been fabricated and tested success-
fully [9], and a design of the JPEG2000 and MPEG4
biorthogonal wavelets has been implemented in VHDL
and fully simulated.
In this work, we have not addressed possible memory
architectures for the transform, since this problem
has received considerable attention in the literature.
The designs given here fit the memory architectures of
Refs. [8,9] without modification, or they could use those
of Ref. [15].
As mentioned in the introduction, the datapaths used in
this note (e.g. Figs.1 and 2) can be optimized for low
power or high speed by appropriately sizing the transistors
in the datapath. This research is currently being
undertaken.
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TABLE III Forward biorthogonal 7-9 wavelet—row convolution
in out0 AS0 AS1 AS2 AS3 AS4 AS5 AS6 AS7 AS8 out1
d0 h4 0 h2 0 h0 g1 0 g3 0
d1 0 h3 0 h1 þ h3 g0 þ g2 2h1 g2 0 0
d2 h4 0 h2 g1 þ g3 h0 þ h4 g1 2h2 g3 0
d3 0 h3 g2 h1 g0 h1 g2 2h3 0
d4 h4 g3 h2 g1 h0 g1 h2 g3 2h4 H0
d5 G0 0 h3 g2 h1 g0 h1 g2 h3 0
d6 h4 g3 h2 g1 h0 g1 h2 g3 h4 H1
d7 G1 0 h3 g2 h1 g0 h1 g2 h3 0
d8 0 g3 h2 þ h4 g1 h0 g1 h2 2g3 h4 H2
d9 G2 0 0 g2 h1 þ h3 g0 h1 2g2 h3 0
d10 0 g3 0 g1 þ g3 h0 þ h2 2g1 h2 þ h4 0 h4 H3
d11 G3 0 0 g2 0 g0 h1 0 h3 0
n0 h4 0 h2 0 h0 g1 0 g3 0 H4
n1 G4 0 h3 0 h1 þ h3 g0 þ g2 2h1 g2 0 0
n2 h4 0 h2 g1 þ g3 h0 þ h4 g1 2h2 g3 0 H5
n3 G5 0 h3 g2 h1 g0 h1 g2 2h3 0
n4 h4 g3 h2 g1 h0 g1 h2 g3 2h4 H0
n5 G1 0 h3 g2 h1 g0 h1 g2 h3 0














TABLE IV Inverse biorthogonal 7-9 wavelet—row convolution
in out0 AS0 AS1 AS2 AS3 AS4 AS5 AS6 AS7 AS8 out1
H0 0 0 2g2 0 2g0 g1 0 g3 0
G0 0 h3 0 h1 þ h3 2(h0 þ h2) 2h1 2(h2 þ h4) 0 2h4
H1 0 0 2g2 g1 þ g3 2g0 g1 22g2 g3 0
G1 0 h3 2(h2 þ h4) h1 2h0 h1 2h2 2h3 2h4
H2 0 g3 2g2 g1 2g0 g1 2g2 g3 0 d0
G2 d1 2h4 h3 2h2 h1 2h0 h1 2h2 h3 2h4
H3 0 g3 2g2 g1 2g0 g1 2g2 g3 0 d2
G3 d3 2h4 h3 2h2 h1 2h0 h1 2h2 h3 22h4
H4 0 g3 2g2 g1 2g0 g1 2g2 2g3 0 d4
G4 d5 2h4 0 2h2 h1 þ h3 2(h0 þ h4) h1 22h2 h3 0
H5 0 g3 0 g1 þ g3 2(g0 þ g2) 2g1 2g2 0 0 d6
G5 d7 2h4 0 2h2 0 2h0 h1 0 h3 0
H0 0 0 2g2 0 2g0 g1 0 g3 0 d8
G0 d9 0 h3 0 h1 þ h3 2(h0 þ h2) 2h1 2(h2 þ h4) 0 2h4
H1 0 0 2g2 g1 þ g3 2g0 g1 22g2 g3 0 d10
G1 d11 0 h3 2(h2 þ h4) h1 2h0 h1 2h2 2h3 2h4
H2̄ 0 g3 2g2 g1 2g0 g1 2g2 g3 0 n0
G2 n1 2h4 h3 2h2 h1 2h0 h1 2h2 h3 2h4
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